LITERATURE REVIEW OF MULTILEVEL INVERTERS

The multilevel converter technology has been started by the concept of multilevel step wave in cascade H-Bridge converters in the late 1960s. This was an attempt to present a new control method that was useful to produce and employ the stepped wave at the output of such inverters (McMurray, 1971). The circuit of that type of cascade H-bridge converter was presented in (Bedford et Hoft, 1964). In 1970, the Diode Clamped Converter was introduced (Baker, 1980) but all these efforts was done in low power applications.

In medium-voltage application the Neutral Point Clamped (NPC) and then the Cascade HBridge (CHB) have been introduced in 1980s (Baker, 1981; Nabae, Takahashi et Akagi, 1981). In addition to these two types, the Flying Capacitor (FC) inverter which was introduced in 1960 as a low voltage one, has been evolved to be employed in mediumvoltage and high power industries in 1990 (Meynard et Foch, 1991).

As an application example of such devices is medium-voltage motor drive that was begun in the middle of 1980s when the 4500 V gate turn off (GTO) thyristors were commercialized (Wu, 2006). Afterwards, development of high power switches results in manufacturing insulated gate bipolar transistor (IGBT) and gate commutated thyristor (GCT) in the late 1990s (Steimer et al., 1997). These switches have been employed in medium-voltage and high power inverters rapidly because of their appeal characteristics, low power losses, simple gate control and snubberless operation (Wu, 2006).

Multilevel inverter contains several semiconductor switches and DC supplies. The combination of switches actions produces various voltage levels at the output.  It shows the DC link and one leg of inverter in two-level, three-level and n-level configuration. The performance of semiconductor switches is shown by ideal switches.

Recently, multilevel inverters are gathering the researchers and industries attention due to their attractive features. Some of the major advantages of multilevel inverters are as follows (Kouro et al., 2010; Leopoldo G. Franquelo, 2012):

• Lower distortion in the output voltage due to multiple levels of output waveform;

• Lower dv/dt (voltage stress) that leads to endure the reduced voltage by switches;

• Lower common mode voltage which is helpful in motor drives;

• Lower switching frequency results in lower switching losses.

Different types of multilevel inverters have been proposed and built which are mostly for medium-voltage and high power applications (Franquelo et al., 2008) because of the fact that a single power switch cannot be connected to a medium-voltage grid directly.

LIRE AUSSI :  Mémoire Online: Faut il envisager un traitement symptomatique de la fatigue

Multilevel Inverter Topologies

Different topologies have been proposed for multilevel inverters (Franquelo et al., 2008; Kouro et al., 2010; Rodriguez, Lai et Peng, 2002) which are mentioned as follows.

Cascade H-Bridge 

The cascade H-Bridge (CHB) multilevel inverter is mostly used in medium-voltage high power drives (Wu, 2006). CHB is composed of multiple units of single-phase H-Bridge (HB) inverter which are connected in series in each phase.

In a CHB multilevel inverter the output voltage of each phase is:  Van=V1+V2+V3

There are two types of CHB: One with equal DC sources and another with unequal DC sources which are described below.

CHB with equal DC sources 

Assume that Vdc1=Vdc2=Vdc3=E. To determine the number of levels in this mode the following equation can be used: L=2N+1

Table des matières

INTRODUCTION
CHAPTER 1 LITERATURE REVIEW OF MULTILEVEL INVERTERS
1.1 Introduction
1.2 Multilevel Inverter Topologies
1.2.1 Cascade H-Bridge
1.2.1.1 CHB with equal DC sources
1.2.1.2 CHB with unequal DC sources
1.2.2 Neutral Point Clamped
1.2.3 Flying Capacitor
1.2.4 Generalized Multilevel Inverter
1.2.5 Five Level H-Bridge Neutral Point Clamped
1.2.6 Three Level Active Neutral Point Clamped
1.2.7 Modular Multilevel Converter
1.2.8 Three-Level T-Type Inverter
1.2.9 Packed U Cell
1.2.10 Pinned Mid-Points (PMP)
1.2.11 Crossover Switches Cell (CSC)
1.2.12 Other Multilevel Inverter Topologies
1.3 Switching Techniques of Multilevel Inverters
1.3.1 Pulse Width Modulation
1.3.1.1 Level-Shifted PWM
1.3.1.2 Phase-Shifted PWM
1.3.2 Space Vector Modulation
1.3.3 DC Voltage Balancing
1.4 Modeling and Control of Multilevel Inverter
1.5 State of The Art (Impact on Industry) and Originality of the research
1.6 Conclusion
CHAPTER 2 REAL-TIME IMPLEMENTATION OF A SEVEN-LEVEL PACKED U-CELL INVERTER WITH LOW SWITCHING FREQUENCY VOLTAGE REGULATOR
2.1 Introduction
2.2 PUC Inverter Modelling and Controller Design
2.3 Experimental Results
2.4 Conclusion
CHAPTER 3 SENSOR-LESS FIVE-LEVEL PACKED U-CELL (PUC5) INVERTER OPERATING IN STAND-ALONE AND GRIDCONNECTED MODES
3.1 Introduction
3.2 Proposed PUC5 Inverter Topology and Self-Voltage-Balancing Switching Technique
3.2.1 PUC5 Inverter Configuration and Sensor-Less Voltage Balancing Investigation
3.2.2 Sensor-Less Voltage Controller Integrated Into Switching Technique
3.3 Grid-Connected Mode Configuration and Controller
3.4 Comparative Study of Multilevel Inverter Based on Number of Components
3.5 Experimental Results
3.5.1 Test 1: Stand-Alone Mode
3.5.2 Test 2: Grid-Connected Mode
3.5.3 Test3: 3-Phase PUC5 inverter
3.6 Conclusion
CHAPTER 4 A NOVEL MULTILEVEL MULTI-OUTPUT BIDIRECTIONAL ACTIVE BUCK PFC RECTIFIER
4.1 Introduction
4.2 Proposed PFC Buck Rectifier Topology and Operation Principle
4.3 Switching Technique and Integrated Voltage Regulator
4.4 Implemented Controller
4.5 Power Balance Analysis
4.6 Experimental Results
4.7 Conclusion
CONCLUSION

Cours gratuitTélécharger le document complet

Télécharger aussi :

Laisser un commentaire

Votre adresse e-mail ne sera pas publiée. Les champs obligatoires sont indiqués avec *